Getting Started with the XSOC Project

Version 0.93, April 6, 2000

Table of Contents

| 1 Introduction | 1 |
|---------------------------------------------------------|------|
| 2 Using the XSOC Project | 1 |
| 3 Downloading and Installing the XSOC Project | 2 |
| 3.1 Host system requirements | 2 |
| 3.2 Downloading | 2 |
| 3.3 Installing | 2 |
| 4 Documentation | 3 |
| 5 Compiling and Simulating | 3 |
| 6 More Compiling and Simulating | 6 |
| 7 Preparing your XS40 Board | 8 |
| 8 Up and Running in Hardware | 9 |
| 9 Rebuilding the Compiler and Assembler/Simulator | 10 |
| 9.1 Rebuilding the lcc-xr16 Compiler | . 10 |
| 9.2 Rebuilding the xr16 assembler/simulator | .11 |
| 9.3 Rebuilding the xr16 runtime library | . 11 |
| 10 Editing XSOC | . 11 |
| 10.1 Verilog version | 11 |
| 10.2 Schematics version | . 11 |
| 11 Simulating XSOC | 12 |
| 11.1 Verilog version | 12 |
| 11.2 The xr16 processor test suite | . 14 |
| 11.3 Availability of inexpensive Verilog simulators | . 15 |
| 11.4 Schematics version | . 16 |
| 12 Building XSOC | . 19 |
| 12.1 Verilog version | . 19 |
| 12.2 Schematics version | 21 |
| 13 Changing the Clock Frequency | 23 |
| 13.1 Verilog version | 25 |
| 13.2 Schematics version | 25 |
| 14 Project Administrivia | 26 |
| 14.1 Issue tracking | 26 |
| 14.2 Setting proper expectations | 27 |
| 14.3 Help! | 27 |
| 14.4 How you can help | 27 |
| 14.5 Summary of email addresses and contact information | 28 |
| 15 Acknowledgements | 28 |
| 16 Revision History | 28 |
| | |

Editor: Jan Gray

Copyright © 2000, Gray Research LLC. All Rights Reserved.

The contents of this file are subject to the XSOC License Agreement; you may not use this file except in compliance with this Agreement. See the LICENSE file.

XSOC, xr16, and xr32 are trademarks of Gray Research LLC. All other XS-prefix product designations are trademarks of XESS Corp. All XC-prefix product designations are trademarks of Xilinx.

1 Introduction

This guide describes how to get started experimenting with the XSOC Project. The XSOC Project is an unsupported collection of experimental hardware and software designs and specifications, cited in the Circuit Cellar magazine series, "Building a RISC System in an FPGA", and providing an example for the noble purpose of teaching computer design.

XSOC consists of the XSOC System-On-a-Chip design, including the xr16 RISC processor core, and an on-chip bus and peripherals. It is accompanied by a port of the lcc4.1 retargetable C compiler that targets xr16, and a simple xr16 assembler and simulator.

Some xr16 v1.0 processor core features:

- a classic pipelined RISC, with 16 16-bit registers and 16-bit instructions;
- 3 stage pipeline (instruction fetch, decode, execute);
- approximately 1.4 cycles per instruction in a 0 wait-state memory system;
- byte addressable memory: load/store bytes and words, with 64 KB addressing;
- integral DMA engine: address generator for up to 15 DMA channels;
- interrupt handling: only 6 cycles to take interrupt and return from interrupt;
- first device targeted: XC4000E derivatives including Spartan and SpartanXL;
- resources used: <260 logic cells: (258 4-LUTs, 52 3-LUTs, 165 flip-flops, 112 TBUFs), e.g. less than 25% of an XCS30XL, and (anticipated) *less than 2% of an XCV1000*;
- cycle time (in XCS10XL-4) of ~24 ns (~40 MHz) when sinking and sourcing adjacent test registers, and ~40 ns (~25 MHz) in the context of a system-on-a-chip addressing on-chip and off-chip resources.

The XSOC v1.0 system-on-a-chip design includes an on-chip-bus/off-chip-SRAM controller, on-chip RAM, parallel port, and bilevel VGA controller. See *A Tour of the XSOC/xr16 Schematics* (\xsoc\doc\schematics.pdf).

XSOC is provided in both schematic form and as Verilog source. The schematic version is (will be) frozen at version 1.0; we anticipate almost all new development will take place using the Verilog version.

XSOC currently targets the Xilinx XC4000E FPGA architecture, and its derivatives including XC4000XL and Spartan/XL families.

XSOC is currently hosted on the XESS XS40 family of FPGA prototyping boards. An XS40 includes an 84-pin PLCC XC40xxXL FPGA, 32-128 KB of RAM, parallel port, VGA connector, and an 8031 MCU. XSOC has been run on both the –005XL and –010XL versions of the boards (with XC4005XL and XC4010XL FPGAs) and board revisions v1.2-v1.4+.

XSOC is built using the Xilinx Foundation tools, v.1.5, including Xilinx Student Ed. v1.5. As of version beta 0.92, it has also been successfully built using Foundation v2.1i.

2 Using the XSOC Project

Depending upon how you wish to use XSOC, you should download, install, and/or build, different subsets of the project.

- Software development role. To learn about writing software for RISC processors, or targeting austere "bare iron" embedded systems, you can write C programs, compile them, and simulate them on your PC. Or you can download the resulting memory image (.hex) file plus the base XSOC FPGA configuration bitstream to your XS40 board and run your program there. You'll need to install the XSOC distribution, the lcc4.1 distribution, and optionally buy an XS40 board and install the XESS tools.
- Software development tools development role. To learn about writing compilers, assemblers, and other development tools, you can install the lcc4.1 source distribution, apply the lcc-xr16 changes, and then modify and rebuild it to suit. You can test your compiler by writing new tests, compiling them, and running them either in the simulator or in the FPGA. You'll probably also need Visual C++ 5.0 or 6.0 or some other Windows compiler to rebuild lcc-xr16, and/or you'll need to rehost the lcc-xr16 changes to your favorite software development platform.

- System-on-a-chip design role. To learn about designing integrated systems-on-a-chip, you can use the Xilinx Foundation tools to create new XSOC peripherals, edit the XSOC design, simulate the design, and compile the design into a new FPGA configuration bitstream. You'll need the Xilinx Foundation (or Student Ed.) tools to edit, simulate, and compile your work, and optionally you'll need an XS40 board to test it in real hardware. To build the *Verilog* version of XSOC, you'll also need a Verilog synthesis tool such as FPGA Express (provided with Xilinx Student Ed. 1.5).
- *CPU design role.* To learn about processor design, you can similarly use the Xilinx Foundation tools to edit the xr16 CPU core, simulate it, and compile it (in the context of the XSOC design) into a new FPGA configuration bitstream. Once again, you'll need Foundation and optionally an XS40 board.
- All of the above roles. To learn about overall integrated system design, for instance, what is the effect of adding a new instruction to the processor, you may have to modify the compiler, assembler, simulator, processor design, and perhaps the XSOC design too. If you're doing this kind of work you'll want to install the whole kit and caboodle.

3 Downloading and Installing the XSOC Project

3.1 Host system requirements

Currently the XSOC project is hosted on Win32 platforms, e.g. Windows 95, Windows 98, Windows NT 4.0, and Windows 2000, on any modern PC with a couple of hundred MB free for the Xilinx development tools.

Hosting on Unix/Linux is not out of the question, but note the lower-cost Xilinx development tools are all Win32 hosted. Some intrepid folks have run the Xilinx command line tools under WINE, but that is currently beyond the scope of this document.

3.2 Downloading

- 1. Go to <u>http://www.fpgacpu.org/xsoc</u> and review the XSOC License Agreement.
- 2. Go to <u>http://www.fpgacpu.org/xsoc</u> and download the latest XSOC distribution (<u>http://www.fpgacpu.org/xsoc/xsoc-ver.zip</u>).
- 3. Go to <u>http://www.cs.princeton.edu/software/lcc</u> and download the lcc 4.1 InstallShield executable (<u>ftp://ftp.cs.princeton.edu/pub/packages/lcc/lcc41.exe</u>).
- 4. If you wish to change or rebuild lcc-xr16, go to <u>http://www.cs.princeton.edu/software/lcc</u> and download the lcc 4.1 sources ZIP archive (<u>ftp://ftp.cs.princeton.edu/pub/packages/lcc/lcc41.zip</u>).

3.3 Installing

- 1. Chose a directory to host your copy of the XSOC project, e.g. \xsoc, and unzip the XSOC archive xsoc-ver.zip there. This installs the XSOC License Agreement, documentation, software tools, schematics, Verilog sources, and demos. Read the README file for the latest news.
- 2. Run the lcc 4.1 InstallShield executable, lcc41.exe. Assuming you accept the lcc 4.1 License Agreement, chose a directory to host your copy of the lcc 4.1 binaries. By default this would be something like C:\Program Files\lcc\4.1\bin. Set the environment variable LCCDIR to this directory.

```
C: > set LCCDIR=\progra~1\lcc\4.1\bin
```

 Copy the XSOC lcc-xr16 binaries to this lcc 4.1 binaries directory. In a command window, C:\> xcopy \xsoc\lcc-xr16\bin %LCCDIR%

This installs these files:

lcc-xr16.exe rcc-xr16.exe xr16.exe reset.s libxr16.s that constitute the lcc-xr16 driver program, the compiler proper enhanced with xr16 targeting, the xr16 assembler/simulator, and the xr16 runtime library.

4. Ensure your %PATH% includes %LCCDIR%.

At this point, running lcc ... runs the latest lcc 4.1 distribution, producing x86 code by default, while running lcc-xr16 ... runs a version modified to target the XR16 instruction set architecture.

5. If you wish to change or rebuild lcc-xr16, chose a directory to hold your copy of the lcc 4.1 sources, e.g. \src\lcc, and unzip the lcc41.zip file there. Then overwrite it with the XSOC lcc-xr16 modifications:

C: <> xcopy \xsoclcc-xr16src-mods \src/e

(Should xcopy ask, yes, it is OK to overwrite src/bind.c.) This installs these files: makefile.xr16 etc\xr16-win32.c src\bind.c src\xr16.md libxr16*

Section 9 explains how to rebuild lcc-xr16 and its utilities and libraries.

- 6. If you wish to run XSOC in an XS40 board, install the XESS XSTOOLS Utilities and Documentation according to the instructions in the XS40 User Manual.
- 7. If you wish to change or rebuild XSOC or its xr16 processor, install your copy of Xilinx Student Ed. v1.5 or Xilinx Foundation v1.5 or higher.

4 Documentation

The XSOC Project is introduced and described in the three-part Circuit Cellar article series, "Building a RISC System in an FPGA", issues #116-118 (March-May 2000). These articles are not provided in the XSOC Project Distribution because we want you to buy the fine magazine.

This distribution includes

- XSOC README (\xsoc\readme)
- XSOC FAQ (\xsoc\FAQ)
- XSOC Project Getting Started Guide (\xsoc\doc\started.pdf)
- The xr16 Specifications (\xsoc\doc\xspecs.pdf)
- A Tour of the XSOC/xr16 Schematics (\xsoc\doc\schematics.pdf)
- xr16 man page (\xsoc\doc\xr16man.pdf).

Note that the files \xsoc\xsoc.pdf and \xsoc\xsocv.pdf are XSOC's Foundation Project Description Files (schematic and Verilog versions, respectively) and are *not* Adobe Acrobat documents. (Unfortunately the Project Description File extension, .pdf, is also used by Acrobat.) We're sorry for any confusion.

5 Compiling and Simulating

Now let's try a simple example.

1. Take the Fibonacci demo fib.c:

```
/* find largest Fibonacci sequence number less than N \ldots */
```

```
enum { N = 10000 };
int main() {
    int a = 1, b = 1, c = 1;
    while (c < N) {
        c = a + b;
        a = b;
        b = c;
    }
    return a;
}
compile it into assembly source
    C: \> cd \xsoc\demos
    C: \xsoc\demos> lcc-xr16 -S fib.c
```

```
producing fib.s:
   ; generated by lcc-xr16 rev.n on ...
   global _main
   align 16
   main:
   addi sp,sp,-6
                     ; prolog: save callee save registers on stack
   sw r10,0(sp)
   sw r11,2(sp)
   sw r12,4(sp)
   lea r10,1
                     ; a = 1
   lea r12,1
                     ; b = 1
   lea r11,1
                     ; c = 1
   br L4
                     ; enter while loop
   L3:
   add r11,r10,r12 ; c = a + b
   mov r10,r12
                     ; a = b
   mov r12,r11
                     ; b = c
   L4:
   cmpi r11,10000
                     ; repeat while c < 10000
   blt L3
   mov r2,r10
                     ; return a
   L2:
   lw r10,0(sp)
                     ; epilog: restore callee save registers
   lw r11,2(sp)
   lw r12,4(sp)
   addi sp,sp,6
   ret
```

The helpful comments were added for your edification here. For more information on the xr16 instruction set architecture, see the Xr16 Specifications document, xspecs.pdf.

2. Together with the simulator startup code sim.s

```
; sim.s -- Simple simulator startup code ...
sim:
    lea sp,0x7FFE
    call _main
    j 0     ; exit simulator
which establishes the stack pointer and calls _main
```

```
and with the epilog end.s
  ; end.s -- Simple simulator epilog code ...
  end:
```

which establishes the end of initialized memory,

assemble and simulate the program:

```
C:\xsoc\demos> xr16 sim.s fib.s end.s -lst=fib.lst -sim >fib.sim
```

| 1 901 | 1014000 | ~~ | | | |
|--------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|
| addr | code | disa: | ssembly | source # file sim.s | |
| | | | | global _main | |
| 0000 | D7FF | imm addi | 7FF0 | sim: lea sp,0x7FFE | |
| 0002 | C001 A000 | call jal | 0010 r0,0(r0) | <pre>call _main j 0 # file fib.s ; generated by 1</pre> | ; exit simulator lcc-xr16 rev. <i>n</i> on |
| 0008 000A 000C 000E | 0000 0000 0000 0000 | add add add add | r0,r0,r0 r0,r0,r0 r0,r0,r0 r0,r0,r0 | global _main align 16 | |
| 0010 0012 0014 0016 0018 001A 001C 001E 0020 0022 0024 | 2DDA 8AD0 8BD2 8CD4 2A01 2C01 2B01 B002 0BAC 0AC0 0CB0 DD8F | addi sw sw addi addi br add add add add imm | r13,r13,-6 r10,0(r13) r11,2(r13) r12,4(r13) r10,r0,1 r12,r0,1 r11,r0,1 0026 r11,r10,r12 r10,r12,r0 r12,r11,r0 D8F0 | main: addi sp,sp,-6 sw r10,0(sp) sw r11,2(sp) sw r12,4(sp) lea r10,1 lea r12,1 lea r11,1 br L4 L3: add r11,r10,r12 mov r10,r12 mov r12,r11 L4: cmpi r11,10000 | |
| 0028 0028 002A 002C 002E 0030 0032 | 2080 88F9 02A0 5AD0 5BD2 5CD4 | addi blt add lw lw | r0,r11,0 0020 r2,r10,r0 r10,0(r13) r11,2(r13) r12,4(r13) | blt L3 mov r2,r10 L2: lw r10,0(sp) lw r11,2(sp) lw r12,4(sp) | |
| 0034 0036 | 2DD6 A0F0 | addi jal | r13,r13,6 r0,0(r15) | addi sp,sp,6 ret | |
| | | | | <pre># tile end.s end:</pre> | |
| | | | | | |

producing the xr16 assembler listing file fib.lst
 # generated by xr16 rev.n on ...

It is instructive to compare the assembly source to the generated native machine instructions. Here we see that instructions like lea, mov, and ret are synthesized from native instructions addi, add, and jal, and we see several cases where large immediate constants require an imm prefix.

| 1 | 0000 | sim | D7FF | imm | 7FF0 | |
|-----|--------|-------------|--------------|-------------|----------------------------|--------------------------------|
| 2 | 0002 | sim+2 | 2D0E | addi | r13,r0,-2 | r13=32766 |
| 3 | 0004 | sim+4 | C001 | call | 0010 | call main 0 0 0 r15=6 |
| 6 | 0010 | main | 2DDA | addi | r13,r13,-6 | r13=32760 |
| 7 | 0012 | _main+2 | 8AD0 | sw | r10,0(r13) | [7FF8]=0000 |
| 9 | 0014 | _main+4 | 8BD2 | sw | r11,2(r13) | [7FFA] =0000 |
| 11 | 0016 | _main+6 | 8CD4 | sw | r12,4(r13) | [7FFC] =0000 |
| 13 | 0018 | _main+8 | 2A01 | addi | r10,r0,1 | r10=1 |
| 14 | 001A | _main+10 | 2C01 | addi | r12,r0,1 | r12=1 |
| 15 | 001C | _main+12 | 2B01 | addi | r11,r0,1 | r11=1 |
| 16 | 001E | _main+14 | B002 | br | 0026 | pc=_main+22 |
| 19 | 0026 | _main+22 | DD8F | imm | D8F0 | |
| 20 | 0028 | _main+24 | 20B0 | addi | r0,r11,0 | |
| 21 | 002A | _main+26 | B8F9 | blt | 0020 | pc=_main+16 |
| 24 | 0020 | _main+16 | 0BAC | add | r11,r10,r12 | r11=2 |
| 25 | 0022 | _main+18 | 0AC0 | add | r10,r12,r0 | r10=1 |
| 26 | 0024 | _main+20 | 0CB0 | add | r12,r11,r0 | r12=2 |
| 27 | 0026 | _main+22 | DD8F | imm | D8F0 | |
| 28 | 0028 | _main+24 | 20B0 | addi | r0,r11,0 | |
| 29 | 002A | _main+26 | B8F9 | blt | 0020 | pc=_main+16 |
| 32 | 0020 | _main+16 | 0BAC | add | r11,r10,r12 | r11=3 |
| 33 | 0022 | _main+18 | 0AC0 | add | r10,r12,r0 | r10=2 |
| 34 | 0024 | _main+20 | 0CB0 | add | r12,r11,r0 | r12=3 |
| 35 | 0026 | _main+22 | DD8F | imm | D8F0 | |
| 36 | 0028 | _main+24 | 20B0 | addi | r0,r11,0 | |
| 37 | 002A | _main+26 | B8F9 | blt | 0020 | pc=_main+16 |
| | 0007 | mainiac | | b]+ | 0.000 | na main 10 |
| 160 | 002A | _main+26 | DOLA | DIC | 0020 | $pc = _{main+10}$ |
| 160 | 0020 | 10 | 0DAC | add | r_{10} r_{12} r_{0} | r10-6765 |
| 170 | 0022 | _main+20 | 0 CB0 | add | r_{12} r_{11} r_{12} | $r_{12-10946}$ |
| 171 | 0024 | _main+22 | | imm | DSEO | 112=10940 |
| 172 | 0020 | 24 | 2020 | | r_{0} r_{11} 0 | |
| 172 | 0028 | _main+24 | ZUBU BQFQ | hl+ | 10,111,0 | |
| 174 | 0024 | _main+28 | 0270 | add | $r_{2}r_{1}0r_{0}$ | $r_{2}-6765$ |
| 175 | 0020 | _main+30 | 52D0 | lw | $r_{10} 0(r_{13})$ | 12-0705 0000-[7FF8] $r10-0$ |
| 177 | 0020 | _main+32 | 5BD2 | 1 w | r11 2(r13) | 0000 = [7FFA] r11 = 0 |
| 179 | 0032 | _main+34 | 5CD4 | 1 w | r12 4(r13) | 0000 = [7FFC] r12 = 0 |
| 181 | 0034 | main+36 | 2004 | addi | r13.r13.6 | r13=32766 |
| 182 | 0036 | | AOFO | ial | $r_{0.0(r_{15})}$ | ret sim+6 6765 |
| 185 | 0006 | | A000 | ial | $r_{0,0}(r_{0})$ | pc=sim |
| 135 | instru | ctions 187 | cvcles | 1.38 | 35185 CPI | F |
| | | | 4 | | | |

The above simulator run also writes the xr16 simulator output file fib.sim:

The first column is the clock cycle number (assuming no wait state RAM, and no DMA requests), the next two columns the hexadecimal and symbolic address, the next two columns the instruction in hexadecimal and disassembled, and the last column lists the effects of the instruction.

Function call instructions also show the called function, first three argument registers, and return address (call _main 0 0 0 r15=6). Return instructions show the return address and the return register value (ret sim+6 6765).

The last line summarizes the number of instructions executed, number of clock cycles, and average cycles per instruction.

We see here that on a 20 MHz xr16, this program would require less than 10 (187/20) µs to complete.

6 More Compiling and Simulating

Now we'll move on to a more substantial graphics application demo. First let's explore the compiler, assembler, and libraries a bit more.

1. Compile gr.c to gr.o, and glyhs.c to glyphs.o, then link them together to produce image gr.hex and listing file gr.lst:

```
C:\xsoc\demos> lcc-xr16 -v -c gr.c glyphs.c
...cpp.exe -D_STDC_=1 -D_XR16=1 -D_LCC_ gr.c C:\TEMP\lcc2420.i
...rcc-xr16.exe -target=xr16/win32 -v C:\TEMP\lcc2420.i C:\TEMP\lcc2421.s
...command /c copy /b C:\TEMP\lcc2421.s gr.o >nul
...
C:\xsoc\demos> lcc-xr16 -v -o gr.hex -lst=gr.lst gr.o glyphs.o
...xr16 -hex=gr.hex -lst=gr.lst ...\reset.s gr.o glyphs.o ...\libxr16.s
```

We specify the -v (verbose) flag here so you can see what the compiler is up to. First lcc-xr16 launches cpp, the C preprocessor, then rcc-xr16, the lcc4.1 compiler with xr16 targeting support, and then copy for some strange reason. Then when run to link the application, lcc-xr16 runs the assembler xr16 to produce the application gr.hex and the listing file gr.lst. What's going on here?

In a more traditional implementation of a C compiler and utilities, the compiler translates the C source into assembly; the assembler translates that into relocatable object code, and later the linker combines all the user's object files together with C runtime object files and libraries into an executable program.

Since we did not have the resources to define an object module format and write or port a linker, we cut some corners here. *The assembler is the linker*; at link time we concatenate together all the constituent assembly files and library assembly files and assemble that. To retain the familiar notion of .c, .s, .o, and .out files, we employ copy to produce a .o from a .s, and xr16 to link (assemble) the .o's together. Although it is a little peculiar that

C:\src\foo> lcc-xr16 -S foo.c C:\src\foo> lcc-xr16 -c foo.c

produce foo.s and foo.o that are identical, in practice it works well enough for our purposes.

Perhaps someday there will be a gcc/binutils that target xr16.

Note the files reset.s and libxr16.s that are linked together with gr.o and glyphs.o. Like sim.s and end.s demonstrated above, these form a C runtime environment for the application. Unlike the simulator runtime library, reset.s and libxr16.s are designed to properly initialize the raw hardware, zeroing all memory and so forth, before calling _main. This takes some tens of thousands of cycles and makes for a boring simulator run. Nonetheless, let's try it.

2. Simulate the application:

```
C:\xsoc\demos> lcc-xr16 -S gr.c glyphs.c
C:\xsoc\demos> xr16 -lst=gr.lst %LCCDIR%\reset.s gr.s glyphs.s %LCCDIR%\libxr16.s
-sim 1000
```

This says, assemble %LCCDIR%\reset.s, gr.s, glyphs.s, and %LCCDIR%\libxr16.s together, write a listing file, and simulate for 1000 instructions. If you try this, you'll see we quickly end up in a loop in zeromem where we'll stay for the next 100800 instructions or so. Instead try

C:\xsoc\demos> xr16 %LCCDIR%\reset.s gr.s glyphs.s %LCCDIR%\libxr16.s -sim 35 100980 40

This traces the first 35 instructions, executes (without tracing) the next 100,980 instructions, traces the next 40 instructions, and stops. In general, $xr16 \ldots -sim m n \circ p q runs m, n, o, p$, then q instructions, with each argument toggling tracing on and off and back on again.

In this case, we can see __reset's call upon __zeromem returns, and then __reset calls _main which calls clear which calls row which calls mulu2 to multiply 72*450.

You can even use

C:\xsoc\demos> xr16 %LCCDIR%\reset.s gr.s glyphs.s %LCCDIR%\libxr16.s -sim 0 2338400 40

to simulate the first 2,338,440 instructions, which takes us to the end of the first iteration, and start of the second iteration, of the infinite for (;;) loop on line 40, that repeatedly draws or erases the many lines:

| 3286807 | 057A | lineX+122 | 5BD2 | lw | r11,2(r13) | 00F2=[7FB8] | r11=242 | |
|---------|--------|----------------|--------|-------|-------------|--------------|----------|---------|
| 3286809 | 057C | _ lineX+124 | 5CD4 | lw | r12,4(r13) | 0000=[7FBA] | r12=0 | |
| 3286811 | 057E - | _ lineX+126 | D000 | imm | 0000 | | | |
| 3286812 | 0580 | _ lineX+128 | 2DDA | addi | r13,r13,-6 | r13=32704 | | |
| 3286813 | 0582 | lineX+130 | A0F0 | jal | r0,0(r15) | ret line+20 | 6 17424 | |
| 3286816 | 042E - | line+206 | B059 | br | 04E4 | pc= line+388 | | |
| 3286819 | 04E4 | line+388 | 5AD1 | lw | r10,16(r13) | 0017=[7FD0] | r10=23 | |
| 3286821 | 04E6 | line+390 | 5BD3 | lw | r11,18(r13) | 0000=[7FD2] | r11=0 | |
| 3286823 | 04E8 | line+392 | 5CD5 | lw | r12,20(r13) | 00F2=[7FD4] | r12=242 | |
| 3286825 | 04EA | line+394 | 5FD7 | lw | r15,22(r13) | 0132=[7FD6] | r15=306 | |
| 3286827 | 04EC | line+396 | D002 | imm | 0020 | | | |
| 3286828 | 04EE | line+398 | 2DD6 | addi | r13,r13,6 | r13=32742 | | |
| 3286829 | 04F0 | line+400 | A0F0 | jal | r0,0(r15) | ret _main+17 | 8 17424 | |
| 3286832 | 0132 | main+178 | 2CCC | addi | r12,r12,-4 | r12=238 | | |
| 3286833 | 0134 | main+180 | DFF1 | imm | FF10 | | | |
| 3286834 | 0136 | main+182 | 20C0 | addi | r0,r12,0 | | | |
| 3286835 | 0138 | main+184 | BDF2 | bgeu | 0120 | | | |
| 3286836 | 013A | _main+186 | BOBC | br | 00B6 | pc=_main+54 | | |
| 3286839 | 00B6 | main+54 | 0B00 | add | r11,r0,r0 | r11=0 | | |
| 3286840 | 00B8 | main+56 | BOOA | br | 00D0 | pc=_main+80 | | |
| 3286843 | 00D0 _ | _main+80 | DFDD | imm | FDD0 | | | |
| 3286844 | 00D2 | _main+82 | 20B0 | addi | r0,r11,0 | | | |
| 3286845 | 00D4 | _main+84 | BCF1 | bltu | 00BA | pc=_main+58 | | |
| 3286848 | 00BA | _main+58 | D011 | imm | 0110 | | | |
| 3286849 | 00BC | _main+60 | 2308 | addi | r3,r0,-8 | r3=280 | | |
| 3286850 | 00BE | _main+62 | D015 | imm | 0150 | | | |
| 3286851 | 00C0 | _main+64 | 2409 | addi | r4,r0,-7 | r4=345 | | |
| 3286852 | 00C2 | _main+66 | 05B0 | add | r5,r11,r0 | r5=0 | | |
| 3286853 | 00C4 | _main+68 | D00F | imm | 00F0 | | | |
| 3286854 | 00C6 | _main+70 | 2900 | addi | r9,r0,0 | r9=240 | | |
| 3286855 | 00C8 | _main+72 | 3000 | and | r0,r0 | | | |
| 3286856 | 00CA | _main+74 | 89D6 | SW | r9,6(r13) | [7FEC]=00F0 | | |
| 3286858 | 00CC | _main+76 | C036 | call | 0360 | call _line 2 | 80 345 0 | r15=206 |
| 3286861 | 0360 | _line | DFFD | imm | FFD0 | | | |
| 3286862 | 0362 | _line+2 | 2DDA | addi | r13,r13,-6 | r13=32704 | | |
| 3286863 | 0364 | _line+4 | 8AD1 | SW | r10,16(r13) | [7FD0]=0017 | | |
| 3286865 | 0366 | _line+6 | 8BD3 | SW | r11,18(r13) | [7FD2]=0000 | | |
| 3286867 | 0368 | _line+8 | 8CD5 | SW | r12,20(r13) | [7FD4]=00EE | | |
| 3286869 | 036A | _line+10 | 8FD7 | SW | r15,22(r13) | [7FD6]=00CE | | |
| 3286871 | 036C | _line+12 | 0C30 | add | r12,r3,r0 | r12=280 | | |
| 2338440 | instru | ctions 3286 | 871 CY | ycles | 1.405583 CP | I | | |

I admit a real debugger would be nice.

By the way, you might notice a pause running that last (two million instruction) simulation. The xr16 instruction set simulator, a straightforward interpretive simulator, runs about 3 million instructions per second on a 266 MHz laptop. This is not too bad and is a testament to the simplicity of the xr16 instruction set architecture.

7 Preparing your XS40 Board

We'll soon be running this demo application in hardware, but first we have to prepare your XS40 board.

- 1. Work through and review the installation materials you received with your XS40 board. Even if you're already an old hand with the XS40 board, this is a good time to spend a few minutes reviewing your XS40 manual, remembering the proper care and feeding of the board, checking your jumper settings, and so forth.
- 2. Determine what kind of board you have. It may be an XS40-005XL (with an XC4005XL FPGA) or an XS40-010XL (with an XC4010XL FPGA). It may further be a version 1.0, 1.1, 1.2, 1.3, 1.4, 1.4+, or something else entirely. XSOC as is has been tested with v1.2, v1.3, and v1.4+ XS40 boards with

either FPGA (either -005XL or -010XL suffix) and something encouraging happened, most of the time. However, XSOC will not work as-is with a pre-v1.2 board because these versions lack the VGA connector.

- 3. Ensure you've installed the version and configuration of XSTOOLS that is appropriate for your board. For example, using the XSTOOLS v3.1 configured for an XS40 v1.3 will probably not work correctly for an XS40 v1.4+ board.
- 4. Run your XS40 board self test as described in the "Testing Your XS40 Board" section of the XS40 Board User Manual. Proceed only if it passes the test – if it doesn't, it certainly won't run XSOC!
- 5. If your board is version 1.3 or higher, you *must* then program your clock oscillator to divide 100 MHz by 8 to achieve a 12.5 MHz oscillator frequency. See the section "Programming the XS40 Board Clock Oscillator" in your User Manual.

| 6. | Choose the right pre-built XSOC FPGA configuration bitstream .bit file to use. |
|----|--------------------------------------------------------------------------------|
| | |

| XS40 Board Type | Schematic Bitstream | Verilog Bitstream |
|------------------------|----------------------|-----------------------|
| XS40-005XL v1.2 | xsoc-05xl-12-093.bit | not pre-built |
| XS40-005XL v1.3 | xsoc-05xl-13-093.bit | xsocv-05xl-13-093.bit |
| XS40-005XL v1.4, v1.4+ | xsoc-05xl-14-093.bit | xsocv-05xl-14-093.bit |
| XS40-010XL v1.2 | xsoc-10xl-12-093.bit | not pre-built |
| XS40-010XL v1.3 | xsoc-10xl-13-093.bit | xsocv-10xl-13-093.bit |
| XS40-010XL v1.4, v1.4+ | xsoc-10xl-14-093.bit | xsocv-10xl-14-093.bit |

Copy the appropriate file to xsoc.bit:

```
Schematic version:
C: <> cd \xsocxsoc
C:\xsoc\xsoc> copy xsoc-??xl-??-093.bit ..\xsoc.bit
Verilog version:
C: /> cd \xsoc\xsocv
C:\xsoc\xsocv> copy xsocv-??xl-??-093.bit ..\xsoc.bit
```

Caution: never use an xsoc*-14-*, bit configuration with a pre-v1.4 XS40 board. The xsoc*-14-*, bit configuration drives XA16 on P16 (XCBUS16). On pre-v1.4 boards, XCBUS16 is also driven by inverter U3C (see schematic on p.17 of XESS' XS40-manual-v1 3.pdf). The potential output contention could damage your XS40 board (or worse)!

Now you are (probably) ready to run the XSOC design in hardware.

Up and Running in Hardware 8

Now let's take our gr. c application and run it in our XESS XS40 FPGA prototyping board.

- 1. Compile gr.c and glyphs.c to gr.hex and gr.lst: $C: \ cd \ xsoc \ demos$ C:\xsoc\demos> lcc-xr16 -o gr.hex -lst=gr.lst gr.c glyphs.c
- 2. Review the source, listing, and image files gr.c, glyphs.c, gr.lst, and gr.hex.
- 3. Load the design into your board. The xsload command should be familiar to you because you took our advice and reviewed your XS40 User Manual.
 - C:\xsoc\demos> xsload gr.hex \xsoc\xsoc.bit

C: \xsoc \demos> xsport 0 (Verilog versions only)

(The Verilog version requires the xsport 0 command to ensure the rst (reset) line is deasserted. Rst is an XSOC input, on parallel port output PAR D<5>. To reset the processor and restart it, use

- C: \xsoc \demos> xsport 100000 (assert rst)
- C: \xsoc \demos> xsport 0 (deassert rst))

4. Attach your VGA display connector, if you have one. You should see a graphics demo, a snapshot of which looks like this:



5. If you don't have a VGA monitor handy, cup your hand over the dim 7-segment LED display, and you should see the LEDs glow somewhat brighter and somewhat dimmer at a frequency of a few Hz. What is happening? Since the VGA outputs double as the LED outputs, you are watching the average VGA display brightness wax and wane as the graphics demo runs.

9 Rebuilding the Compiler and Assembler/Simulator

Your experiments, or the sudden urge to fix a bug or to implement an unimplemented feature, may lead you to attempt to rebuild the pre-built lcc-xr16 compiler and xr16 assembler/simulator.

9.1 Rebuilding the lcc-xr16 Compiler

There are six steps to rebuilding the lcc-xr16 C compiler.

- 1. Download and install the XSOC project sources and the lcc4.1 sources, and copy (overlay) the lccxr16 modifications, all as described in section 3.3. The remainder of this section assumes you installed the lcc binaries at \Program Files\lcc\4.1\bin and the lcc sources at \src\lcc.
- 2. Review (but do not perform) the "Installing lcc" documentation that was provided with lcc4.1, found at \Program Files\lcc\4.1\doc\install.html, or thereabouts, especially the section "Installation on Windows NT 4.0 or Windows 95/98".
- 3. Establish the environment variables
 - C: <> set BUILDDIR=\src\lcc\build C: <> set LCCDIR=\progra~1\lcc\4.1\bin
 - C: \> set TEMPDIR=%TEMP%

and then create the build directory:

C:\> cd \src\lcc C:\src\lcc> mkdir %BUILDDIR% (if necessary)

4. Using Microsoft Visual C++ 6.0 – that's what we used – build the whole lcc-xr16 compiler:

C:\src\lcc> nmake -f makefile.xr16 all

This should fill up your %BUILDDIR% directory with many good things, in particular, lcc-xr16.exe and rcc-xr16.exe

- 5. Copy these two files to your %LCCDIR%: C:\src\lcc> copy %BUILDDIR%\lcc-xr16.exe %LCCDIR% C:\src\lcc> copy %BUILDDIR%\rcc-xr16.exe %LCCDIR%
- 6. Test your changes. Unfortunately, there is no current lcc-xr16 compiler test suite, nor is there a process for contributing tests to one.

9.2 Rebuilding the xr16 assembler/simulator

There are four steps to rebuilding the xr16 assembler/simulator.

- 1. Download and install the XSOC project as described in section 3.3. The remainder of this section assumes you installed the XSOC project at \xsoc.
- 2. Using Microsoft Visual C++ 6.0, build the xr16 assembler/simulator: C: \> cd \xsoc\src\xr16 C: \xsoc\src\xr16> nmake
- 3. Copy the resulting program xr16.exe to your %LCCDIR%.
- 4. Test your changes. Unfortunately, there is no current xr16 assembler/simulator test suite, nor is there a process for contributing tests to one.

9.3 Rebuilding the xr16 runtime library

1. Recompile libxr16.s:

```
C:\> cd \src\lcc\libxr16
C:\src\lcc\libxr16> lcc-xr16 -S libxr16.c
```

2. Install it:

C:\src\lcc\libxr16> copy reset.s %LCCDIR% C:\src\lcc\libxr16> copy libxr16.s %LCCDIR%

10 Editing XSOC

You may wish to edit or modify XSOC or the xr16 processor Verilog sources or schematics using the Xilinx Student Edition 1.5 or Foundation tools (with FPGA Express). Assuming you installed the XSOC Project files in \xsoc, here's how.

10.1 Verilog version

- 1. Launch Xilinx Foundation Project Manager. In the Getting Started dialog, select Open an Existing Project>>More projects... and navigate to \xsoc and open xsocv.pdf.
- Click the Files tab. Select xsoc.v and Enter (e.g. Document>>Open). The FPGA Express HDL Editor opens on the xsoc module sources. Since the XSOC sources are text files with tabs=4, be sure to set your Tools>>Preferences... Editor Tabulation to 4.

10.2 Schematics version

- 1. Launch Xilinx Foundation Project Manager. In the Getting Started dialog, select Open an Existing Project>>More projects... and navigate to \xsoc and open xsoc.pdf.
- 2. Click the Files tab. Select xsoc.sch and Enter (e.g. Document>>Open). The Schematic Editor opens.
- 3. Use View>>Preferences>>Text to open the Text Settings dialog. Ensure Bus Name is set to Font Size Small or the XSOC schematics will not display properly.
- 4. Enter Hierarchy mode (Hierarchy>>Hierarchy Push). Your cursor changes to an H-arrow. Doubleclick on a symbol to push/open its sheet. Double-click on the sheet background to pop/close its sheet. Explore the whole design hierarchy.

Hey, wait – are you planning to modify the XSOC/xr16 design? Are you already an old hand at digital design with Xilinx FPGAs? If not, I recommend you first spend a fortnight or two working through each chapter of the excellent Practical Xilinx Designer Lab Book by David Van den Bout, which is included in Xilinx Student Ed. 1.5. It's educational and fun too. Then, you'll have mastered the implementation and simulation tools, the development process, and you'll be much more familiar with FPGA design in general and Xilinx FPGAs in particular. Then you'll have the experience and the confidence to tackle a larger project like XSOC.

11 Simulating XSOC

11.1 Verilog version

While it is possible to simulate the Verilog source XSOC using the built-in Foundation simulator, it is not for the faint of heart. The flow is to synthesize the design to XNF or EDIF, then run it through ngdbuild to lower it to Xilinx primitives, then simulate *that* low-level representation using the SimPrims libraries as described below for the Schematics version. Unfortunately, the trip through the synthesizer causes many net names to be lost or renamed and it is rather difficult to correlate entities in the Verilog source to those in the simulator.

Instead, you should simply obtain a third party Verilog simulator and simulate the Verilog sources, plus the XSOC test bench (xsoc_tb.v) and the primitive RAM models (ram16x1s.v).

The test bench runs the hex memory image in the file SRAM32KX8.mem. As shipped, this is the wondrous(27) program, which determines if the number 27 is *wondrous*. (A number is wondrous if it is 1, or if it is even and half the number is wondrous, or if it is odd and thrice the number, plus 1, is wondrous.) It is instructive to run wondrous(27) using the xr16 instruction set simulator and then using the Verilog test bench. If you assemble and simulate this program (xsocdemoswond.s),

```
C: > cd \xsoc\demos
```

```
C:\xsoc\demos> xr16 -hex=wond.hex -lst=wond.lst wond.s -sim
```

you get this listing file wond.lst:

| addr | code | disas | sembly | source | | |
|------|------|-------|----------|--------|------|----------|
| | | | | | | |
| 0000 | D001 | imm | 0010 | reset: | lea | r1,27 |
| 0002 | 210B | addi | r1,r0,-5 | | | |
| 0004 | B008 | br | 0018 | | br | do |
| 0006 | 0210 | add | r2,r1,r0 | loop: | mov | r2,r1 |
| 0008 | 4201 | andi | r2,1 | | andi | r2,1 |
| 000A | 1020 | sub | r0,r2,r0 | | cmp | r2,r0 |
| 000C | B203 | beq | 0016 | | beq | even |
| 000E | 0211 | add | r2,r1,r1 | odd: | add | r2,r1,r1 |
| 0010 | 0121 | add | r1,r2,r1 | | add | r1,r2,r1 |
| 0012 | 2111 | addi | r1,r1,1 | | addi | r1,r1,1 |
| 0014 | B000 | br | 0018 | | br | do |
| 0016 | 4161 | srli | r1,1 | even: | srli | r1,1 |
| 0018 | 201F | addi | r0,r1,-1 | do: | cmpi | r1,1 |
| 001A | B3F4 | bne | 0006 | | bne | loop |
| 001C | BOFO | br | 0000 | | br | reset |

and this simulation run:

| 1 | 0000 | reset | D001 | imm | 0010 | |
|----------|--------|----------|----------|--------|----------|---------------|
| 2 | 0002 | reset+2 | 210B | addi | r1,r0,-5 | r1=27 |
| 3 | 0004 | reset+4 | B008 | br | 0018 | pc=do |
| 6 | 0018 | do | 201F | addi | r0,r1,-1 | |
| 7 | 001A | do+2 | B3F4 | bne | 0006 | pc=loop |
| 10 | 0006 | loop | 0210 | add | r2,r1,r0 | r2=27 |
| 11 | 0008 | loop+2 | 4201 | andi | r2,1 | r2=1 |
| 12 | 000A | loop+4 | 1020 | sub | r0,r2,r0 | |
| 13 | 000C | loop+6 | B203 | beq | 0016 | |
| 14 | 000E | odd | 0211 | add | r2,r1,r1 | r2=54 |
| 15 | 0010 | odd+2 | 0121 | add | r1,r2,r1 | r1=81 |
| 16 | 0012 | odd+4 | 2111 | addi | r1,r1,1 | r1= 82 |
| | | | | | | |
| 1343 | 0006 | loop | 0210 | add | r2,r1,r0 | r2=2 |
| 1344 | 0008 | loop+2 | 4201 | andi | r2,1 | r2=0 |
| 1345 | 000A | loop+4 | 1020 | sub | r0,r2,r0 | |
| 1346 | 000C | loop+6 | B203 | beq | 0016 | pc=even |
| 1349 | 0016 | even | 4161 | srli | r1,1 | r1=1 |
| 1350 | 0018 | do | 201F | addi | r0,r1,-1 | |
| 1351 | 001A | do+2 | B3F4 | bne | 0006 | |
| 1352 | 001C | do+4 | BOFO | br | 0000 | pc=reset |
| 906 inst | ructio | ons 1354 | cycles : | 1.4944 | 481 CPI | |

112 iterations (1254 cucles) are conclude that 27 is more drawn h

After 112 iterations (1354 cycles), we conclude that 27 is wondrous, because these numbers are wondrous: 82 41 124 62 31 ... 46 23 70 35 106 53 160 80 40 20 10 5 16 8 4 2 1. (Phew.)

To run this program in a Verilog simulator, first convert the Intel format .hex file memory image into a Verilog loadmem format .mem file, using the Perl script xsocv\hex2mem.pl. Then launch your favorite Verilog simulator. (Here we use the free version of Veriwell. The XSOC sources, including test benches, use about 80% of the free Veriwell 1,000 lines of code limit.)

```
C:\xsoc\demos> cd \xsoc\xsocv
C:\xsoc\xsocv> perl hex2mem.pl <..\demos\wond.hex >SRAM32KX8.mem
C:\xsoc\xsocv> veriwell
```

Running the same program in the xsoc_tb.v test bench under our Verilog simulator produces this trace:

 90
 addr=0000
 xd=d0
 we_=1
 oe_=0
 ir=d001#ex_ir=0000#a=0000
 b=0000
 d=0000
 z===

 170
 addr=0004
 xd=b0
 we_=1
 oe_=0
 ir=d001 ex_ir=d001#a=0000
 b=0010
 d=zzzz
 ===

 330
 addr=0006
 xd=2
 we_=1
 oe_=0
 ir=b008
 ex_ir=210b
 a=0000
 b=0010
 d=zzzz
 ===

 410
 addr=0018
 xd=20
 we_=1
 oe_=0
 ir=2010
 ex_ir=b008
 a=0000
 b=0010
 d=zzzz
 z==

 490
 addr=0018
 xd=20
 we_=1
 oe_=0
 ir=201f
 ex_ir=201f
 a=0000
 b=0010
 d=0010
 ===
 ==
 ir=201f
 ex_ir=201f
 a=0000
 b=0010
 d=0010
 ==
 ==
 ir=b010
 ex_ir=201f
 a=0000
 b=0000
 d=0010
 ==
 ==
 ir=0210
 ex_ir=0000#a=0000
 b=0000
 d=0010
 ==
 ==
 ir=0210
 ex_ir=0000#a=0000
 b=0000
 d=0000
 ==
 ==
 ==
 ir=0210
 ex_ir=0010
 b=0010
 d=0010
 ==
 ==
 =
 ==
 ir=0210
 <t

The left few columns show the SRAM interface, and the right columns show the DC and EX stage instruction registers, the A and B operand registers, the D (RESULT) data bus, and the (zero, negative,

carry, overflow) condition code outputs. Instructions tagged # fall in the shadow of a jump or taken branch and are annulled.

It is instructive to compare the two listings. For example, at cycle 1346 in the instruction set simulation, we take the branch B203 beq 0016, which corresponds to times 107770 (DC stage) and 107850 (EX stage) in the Verilog simulation. The next line in the ISS listing is the shift 4161 srli r1, 1, at cycle 1349, whereas the Verilog simulation reveals the processor actually slogs through the two annulled instructions 0211 and 0121 in the beq shadow before finally executing the shift.

11.2 The xr16 processor test suite

To help establish that the xr16 processor is *mostly* correct, the XSOC Project includes a processor test suite, \xsoc\tests\xr16\xr16.s. This several thousand line assembly language program tests many instructions and instruction sequences for correct behavior. It includes some coverage of each instruction in the xr16 architecture, and also tests for such things as correct annulment of branch and jump shadow instructions, and correct result forwarding. The test suite also has some value as a test of the xr16 assembler and instruction set simulator. (In pre-release testing it found no processor defects, but did uncover several assembler, ISS, *and specification* defects.)

(Of course, nothing in the XSOC/xr16 Project is defect free. See the XSOC License Agreement in the file LICENSE.)

To rebuild the suite and run it under the xr16 instruction set simulator,

```
C: <> cd \xsoctests
C: \xsoc \tests \xr16> make (or nmake if you prefer)
xr16 -hex=xr16.hex -lst=xr16.lst xr16.s -sim >xr16.sim
perl ../../xsocv/hex2mem.pl <xr16.hex >xr16.mem
C:\xsoc\tests\xr16> tail -10 xr16.sim
   3007 152A t_fwd+70
3008 152C t_fwd+72
                            2201 addi r2,r0,1
                                                     r_{2=1}
                            2020 addi r0,r2,0
   3009 152E t_fwd+74
                            1000 sub r0,r0,r0
   3010 1530 t_fwd+76
                           B301 bne 1536
   3011 1532 t_fwd+78
3012 1534 t_fwd+80
                            D000 imm 0000
                                                     pc=ok
                            A006 jal r0,6(r0)
   3015 0006 ok
                            0200 add r2,r0,r0
                                                     r2=0
   3016 0008 ok+2
3017 000A ok+4
                            D000 imm 0000
                            A000 jal
                                      r0,0(r0)
                                                     pc=reset
2446 instructions 3019 cycles 1.234260 CPI
```

If, as shown above, the last few lines of the simulation output include a jump to the label ok, then the test suite passed. If the last few lines include a jump to error then the tests failed, and you are advised to review xr16.sim and xr16.lst to try to figure out what went wrong.

Next, run the suite under your favorite Verilog simulator (in this case, Veriwell). It is first necessary to overwrite SRAM32KX8.mem with the xr16.mem hex memory image.

```
C:\xsoc\tests\xr16> copy xr16.mem ..\..\xsocv\SRAM32KX8.mem
C:\xsoc\tests\xr16> cd ..\..\xsocv
C:\xsoc\tests\xr16> veriwell
```

Load the project xsoc.prj and run the XSOC testbench xsoc_tb.v. This should generate a log which ends with

 242090
 addr=152c
 xd=20
 we_=1
 oe_=0
 ir=2201
 ex_ir=b305
 a=0000
 b=0007
 d=zzzz

 242170
 addr=152e
 xd=10
 we_=1
 oe_=0
 ir=2020
 ex_ir=2201
 a=0000
 b=0001
 d=0001

 242250
 addr=1530
 xd=b3
 we_=1
 oe_=0
 ir=1000
 ex_ir=2020
 a=0001
 b=0000
 d=0001

 242330
 addr=1532
 xd=d0
 we_=1
 oe_=0
 ir=b301
 ex_ir=1000
 a=0000
 b=0000
 d=0000
 z-c

 242400
 addr=1534
 xd=a0
 we_=1
 oe_=0
 ir=d000
 ex_ir=b301
 a=0000
 b=0000
 d=0000
 z-c

 242400
 addr=1538
 xd=a2
 we_=1
 oe_=0
 ir=d000
 ex_ir=b301
 a=0000
 b=0000
 d=zzzz

 242570
 addr=1538
 xd=a2
 we_=1
 oe_=0
 ir=d001 ex_ir=a006
 a=0000
 b=0000
 d=zzzz

 242500
 addr=0008
 xd=a0
 we_=1
 oe_=0
 ir=d200#ex_ir=d001#a=0000
 b=0000
 d=0000</t

Once again, we see the jump to ok (address 0006) which indicates the Verilog version of the XSOC/xr16 system has passed the processor test suite.

After the test suite executes correctly in the instruction set simulator, and simulates correctly using the Verilog model in a Verilog simulator, then the Verilog model is probably ready to be synthesized and implemented in an FPGA.

In a later revision of this document, here should follow a discussion of how to run the processor test suite in hardware.

11.3 Availability of inexpensive Verilog simulators

The current XSOC Verilog distribution was verified using the free Wellspring Solutions Veriwell simulator, version 2.05. Its !README.1ST, dated 11/94, states:

Copy Policy

Wellspring Solutions encourages the unlimited copying of Veri-Well! VeriWell is copyrighted, yet freely distributable. Unlike most other software that is protected by a hardware key, VeriWell WILL run without one. We want to make Verilog HDL accessible to anyone who wants to use Verilog for whatever reason -- evaluation, education, training, etc.

When Wellspring Solutions was formed, the founders wanted to make Verilog accessible. Originally, we made a student version of VeriWell available for \$99. Based on feedback from academia, it was determined that this price was still too high for a large percentage of University students who wanted/needed to use Verilog for projects and coursework. We then decided that it would be better for everyone just to make a version widely available and freely distributable.

The Concept of "Free" and "Registered"

VeriWell runs in one of two modes: "free" and "registered". In the "free" mode, VeriWell enables all features and functions, but limits the size of the input model to a total of approximately 1000 lines. This limit was selected by University Professors and Verilog users. This should give the user enough capacity to run small-to-medium-sized models for coursework, training, evaluation, and even some commercial applications. ...

The current XSOC Verilog project uses approximately 80% of the 1000 line limit.

How can you obtain the Veriwell distribution? In response to our question, Is there someone on the web that distributes this Veriwell simulator?

Mike Butts reports:

I did a little web research on that, and here's what I found: <http://www.veriwell.com> is a dead URL now. Here's why, from <http://www.syncad.com/syn_inc.htm>

"In 1998, SynaptiCAD acquired the source code for WellSpring Solutions VeriWell product, an IEEE-1364 compliant Verilog simulator. We combined the VeriWell simulator with SynaptiCAD's WaveFormer Pro waveform viewing environment to create VeriLogger Pro."

They offer an evaluation version of VeriLogger Pro here: <http://www.syncad.com/syn_down_vl.htm>

I filled out their form; they want name, address, phone, etc.; and downloaded and installed it. It seems complete, and the only stated constraint is non-commercial use. I gave it a quick try and it worked on my little testbench. So you might want to give it a try, and maybe link to it. Mike was subsequently contacted by a salesperson, so if you're not seriously in the market for a commercial Verilog simulator, perhaps this isn't for you. Continuing, Mike reports

Veriwell for DOS, Windows, Mac, Linux and SPARC is available on the CD-ROM
packaged with:
 "The Verilog Hardware Description Language, Fourth Edition"
 by Don Thomas and Philip Moorby, Kluwer Academic Publishers,
 1998, ISBN: 0792381661
 http://www.powells.com/cgi-bin/biblio?inkey=4-0792381661-0
 http://www.amazon.com/exec/obidos/ASIN/0792381661
 http://wwwl.fatbrain.com/asp/bookinfo/bookinfo.asp?theisbn=0792381661
That is the "classic" reference book, written by the original authors of Verilog,
so it's well worth the \$90-\$100 cost.
 [but] I didn't find anyplace to download the Veriwell executable.

As of this writing (4/6/2000), we intend to contact SynaptiCAD to determine if they still distribute the free Veriwell distribution or if a third party may distribute it. Otherwise, you can obtain Veriwell by purchasing the aforementioned Verilog textbook.

The search for a suitable free Verilog simulator for XSOC continues.

11.4 Schematics version

(This section is somewhat older, but is still interesting and useful. It describes how to perform rudimentary testing of the schematics-based XSOC system using the Foundation simulator. Note that in contrast with the Verilog simulation section immediately preceding, it does not provide a way to run the xr16 processor test suite.)

If you design your system using a clean fully synchronous design style (no asynchronous feedback paths, gated clocks, etc.), then a correct functional simulation, combined with a 100% coverage static timing analysis, *should* product a correct working piece of hardware every time. (On the other hand, some designers just don't feel confident unless they also perform a post-route timing simulation.)

It is possible, but awkward, to run a functional simulation of XSOC in the Foundation simulator. This section describes how.

Usually it is very simple to take your schematic design, run Tools>>Simulation/Verification>>Gate Simulator, and do a quick functional simulation. *Unfortunately* the built-in functional simulation models (the "Unisim libraries") do not seem to correctly model synchronous distributed selectRAMs when their address lines are a combinatorial expression involving the clock.

(As discussed in the first part of the XSOC magazine article series, we build the xr16 processor register file from RAM16X1S primitives, and cycle them twice per clock. We perform a read access while CLK is high, then capture the register contents data read as CLK falls in flip-flops in the same CLBs. Then while CLK is low, we drive the RAM address lines with the destination register index, so that as CLK rises, the result is written back to the correct entry in the register file. Alas these RAM address lines are the output of multiplexers controlled by CLK, and such RAMs are not simulated properly in the default functional simulation models.)

Xilinx Tech Support informed me that with a little work, it is possible to simulate using the more correct "SimPrims library" models, using a process called CheckPoint Simulation. CheckPoint Simulation is a kind of *timing* simulation using no delays, that more correctly models behavior of device primitives. Indeed CPS does perform a correct simulation of XSOC. Using CheckPoint Simulation, we simulate the design after it has been translated into Xilinx primitives. The flow is to run ngdbuild only, no map or par, then launch Tools>>Simulation/Verification>>Checkpoint Gate Simulation Control:

- 1. Perform steps 2-5 of section 12 below.
- 2. The Flow Engine will start to run. Immediately click the stop sign. In the Stop After dialog, select stop after Translate from the listbox. Click OK. If the design translated without errors, the Project Manager

Console should read: Xie: Flow Engine: *ver->rev* Completed Successfully.

- 3. Run Tools>>Simulation/Verification>>Checkpoint Gate Simulation Control. In the Checkpoint Simulation dialog, select *ver->rev*, make sure Flat Netlist *is* checked, and click OK.
- 4. Project Manager runs ngd2edif and simul to perform a timing simulation using the SimPrims library.
- 5. Load the waveform xsoc.tve. You should see something like this:

| The Synak Vayedom Device Dotom Tool: Verw Varedom Peter | 🛃 Logic Simulator - | Xilinx Fo | oundation F1.5 [xsoc | c] - [Waveform View | ver 0 - d:\xsoc\x | soc\xsoc.tve] | | | | | | | | _ 8 × |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-----------------|-------------------------------------|----------------------------------------|-------------------|---------------|--------------|----------|-----------------------------------------------|-----------------|-----------------|--------|-------------|--------------|
| Image: Solution of the second of the seco | 🔄 <u>F</u> ile <u>S</u> ignal W <u>a</u> v | /eform <u>D</u> | evice <u>O</u> ptions <u>T</u> ools | : <u>V</u> iew <u>W</u> indow <u>H</u> | elp | | | | | | | | | _ 8 × |
| Image: | 2 | ା 🔊 | Timing 🔽 👼 | i 🧬 50ns 🔻 | 🛛 🎯 🛛 Break | ₩ # T | | | | | | | | |
| Nume Description Prior Bit of the second | | | | | | 323ns | 1 | | | | | | | |
| Z24az In the information provide provi | | | 1240mc 1250m | - 1260mg 1270mg | 1290mc 1290mc | 1200mg 1210 | ng 122 | | oc 1240m | - 1250m | - 1260mg | 1220mg | 1200mg 1200 |)ng l |
| 1 CLK 80 Image: Classe of the state | | 234ns | | | | | | | | | | | | |
| I GSR F0 | 1 CLK | 0 | | | | | | | FF | ····F | | | | |
| op RANNOR | 1 GSRF | 0 | | | | | | | | | | | | |
| ORANNUE | ORAMNOE | | | | | | | | | | | | | |
| BKA15. (hex)#1 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006 0006< | ORAMNVE | | | | | | | | | | | | | |
| or KA_0 | BXA15.(hex)# | 0006 | <u>(0006 (0008 (</u> | 0000 (0002 (0 | 004 (0010 | | (0006 | (0008 | (0000)(| 0002 (I | 0004 (0 | 010 | | (0006 |
| BKD7 (hex)#\$ ZZ Y22 Y03 Y00 Y22 B AN15. (hex)#1 0008 Y008 Y00 | oXA_0 | | | | | | | | | | | | | |
| 1 ED7 | BXD7.(hex)#8 | ZZ | (zz | | (03 | (00 | (ZZ | | | | | 04 | (00 | 22 |
| BANDS (hex) #1 0008 0000 0002 0002 0002 0002 0002 000 | 1 RDY | | | | | | | | | | | | | |
| I READN | BAN15.(hex)#1 | 0008 | <u> X0008 X0000 X</u> | 0002 (0004 (0 | 010 (0006 | | <u>(0008</u> | (0000 | <u>(0002)</u> (| 0004 <u>(</u> 1 | <u>)010 (</u> 0 | 006 | | 0008 |
| 1P/C/PF | 1 READN | | | | | | | | | | | | | |
| BK/DIAIS (hex BFL) Antal Acada Calla C | 1P/C/IF | | | | | | | | | | | | | |
| BP/C/EXOPS. (he) DOPC All 1 | BADIN15. (hex F. | | | <u>8101 (2111 (8</u> | ORC TRARK | | XDORG | <u> </u> | <u>18101 </u> | <u>2111 /i</u> | <u>BOKC (1</u> | (FFF | | <u>JIIII</u> |
| IP / PARATS (IL 2111) Control Contrel Contrel Control Control Control Control Contrel Co | BF/C/UF3.(net | BUFC 2111 | VELLI VEORG | <u>2222 [8101]2</u> | 101 | | 12111 | VPORC | <u>,2222 </u> | <u>2222 V</u> | 2101 | | | 2111 |
| IP // CYEM/DCA1 | | 2111 | | <u> </u> | 101 | | VCTTT | ABORC | λ <u>ιιι</u> λά 1 | <u> /</u> | 5101 | | | <u>,</u> |
| IP | 1 P/C/FSM/DCA | | | | | | | - | | | | | | |
| BP/RNA0. (hex 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 < | 1 P/C/EXANNUL | | | | | | | | | | | | | |
| B P RNB0. (hex 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | BP/RNA0.(hex | 1 | XF X1 X0 X | 2 11 10 12 11 | | | (F (1 | χo | | | 1 | | | XF X1 |
| B D15. (hex)#16 0004 0002 02222 0000 0002 02222 0004 0000 0001 1 P/FRWE | BP/RNB0.(hex | 1 | (C (1)(0) | 2 (1)(2)(1 | | | (C (1 | χ̈́ο | 2 1 | (2) | 1 | | | (C (1 |
| 1 P RFWE | BD15.(hex)#16 | 0004 | <u>(0003 (2222)</u> | 0000 (0002)(Z | ZZZ 0003 | 0000 | 0004 | 2222 | (<u>0000</u>)(| 0002 X | zzzz (d | 004 | 0000 | 0005 |
| B P 0003 N0002 N0003 N0003 <td>1 P/RFWE</td> <td></td> | 1 P/RFWE | | | | | | | | | | | | | |
| B P /D / B0 , (hex 0001 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 0000 / 000 / 0000 / 000 / 0000 / 000 | BP/D/A0.(hex | 0003 | <u>(0002 (0000 (</u> | 0003 (0000 | | | (0003 | (0000 | (0004)(| 0000 | | | | 0004 |
| BP-/DOUTO. (k 0003 Nadoo Nado | BP/D/B0.(hex | 0001 | <u> (0001 (0000 (</u> | <u>0003 (0002 (0</u> | 010 | | <u>(0001</u> | (0000 | <u>(0004)</u> (| 0002 (I | 0010 | | | 0001 |
| IP/SUNT IP/SUNT IP/LOGICT IP/SUNT IP/SUT IP/SUNT IP/SUT IP/SUNT IP/SUT IP/SUNT ID/SUT IP/SUNT IUDT IP/SUNT IUDT IP/SUNT IUDT IP/SUNT IVDT | BP/D/DOUTO.(1 | 0003 | <u>(0000 (</u> | 0003 <u>(</u> 0000 <u>(</u> 0 | 003 | | | (0000 | 0004 (| 0000 (| 0004 | | | |
| 1P/ZOGICT | 1 P/SUMT | | | | | | | | | | | | | |
| IP/SRT Image: Constraint of the second sec | 1P/LOGICT | | | | | | | | | | | | | |
| IP/SRI | IP/SLT | | | | | | | | | | | | | |
| 1 LD1 | LIP/SRI | | | | | | | | | | | | | |
| UDDT Image: Constraint of the second seco | | | | | | | | | | | | | | |
| 1 P/ZXT | | | - | | | | | | | | | | | |
| 1 UXDT Image: Constraint of the second seco | 1 P/ZXT | | | | | | | | | | | | | |
| Test vectors: d'\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc | 1 UXDT | | | | | | | | | | | | | |
| Test vectors: d'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'ussoc'us | | | | | | | | | | | | | | |
| Test vectors: d'\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc\xsoc | | | • | | | | | | | | | | | Þ |
| | Test vectors: d:\xsoc\x | soc/xsoc. | tve saved. | | | | | | | | | | | 600ns |

| Signal(s) | Description | Signal(s) | Description |
|--------------|---------------------------------------------|----------------|---------------------------------------|
| CLK | system clock | P/RNA[3:0] | register file port A register index |
| GSR | global set/reset | P/RNB[3:0] | register file port B register index |
| RAMNOE | RAM neg output enable; high during stores | D[15:0] | processor result bus/on-chip data bus |
| RAMNWE | RAM neg write enable; low during stores | P/RFWE | register file write enable |
| XA[15:1] | RAM address | P/D/A[15:0] | A operand register |
| XA_0 | LSB of RAM address | P/D/B[15:0] | B operand register |
| XD[7:0] | bidirectional RAM data bus | P/D/DOUT[15:0] | DOUT register |
| RDY | memory ready (transaction finished) | | |
| AN[15:0] | next memory address | P/SUMT | adder output enable |
| READN | next memory access is a read | P/LOGICT | logic unit output enable |
| P/C/IF | current access is an instruction fetch | P/SLT | shift left unit output enable |
| XDIN[15:0] | RAM data in | P/SRT | shift right unit output enable |
| P/C/OP3 | decode stage instruction register | LDT | $D[7:0] \leftarrow DOUT[7:0]$ enable |
| P/C/EXOP3 | execute stage instruction register | UDLDT | $D[7:0] \leftarrow DOUT[15:8]$ enable |
| P/BRANCH | execute stage instruction is a taken branch | UDT | $D[15:8] \leftarrow DOUT[7:0]$ enable |
| P/C/FSM/DCA. | annul the decode stage instruction | P/ZXT | $D[15:8] \leftarrow 0$ enable |
| P/EXANNUL | annul the execute stage instruction | UXDT | $D[15:8] \leftarrow XDIN[15:8]$ |

Here's a guide to what these signals are. It may help to look up these signals in article series.

We are simulating this simple program: 8101 2111 BOFC 1111 2222, that is,

0000 8101 sw r1,10(r0) 0002 2111 addi r1,r1,1 0004 BOFC br 0000 0006 1111 annulled branch shadow #1

0008 2222 annulled branch shadow #2

- 6. To rerun this simulation, use Waveform>>Delete>>All Waveforms With Power On. Then click the Simulation Step toolbar button a few times. You may see an instantaneous tri-state buffer bus conflict at time 75 ns. Ignore it, it is benign. Or you can change your preferences to not report such conflicts.
- 7. This is a reasonable starting waveform to build your own simulations upon. You can always build up another from scrach. This waveform file was constructed by carefully adding each signal or bus, and adding these stimulators:
 - 7.1. CLK, binary counter stimulator B0. This causes CLK to cycle at 10 ns. (Remember the SimPrims library we are uses something like zero-delay models. You could even clock the simulation at 1 ns cycle time and it would simulate fine.)
 - 7.2. GSR, formula stimulator F0. This causes GSR to rise for a few ns at power-up, to simulate that all flip-flops are properly set/reset.
 - 7.3. XDIN[15:0], formula stimulator F1. This is the kludge. Without adding a ROM to our system (which is another quite valid approach to this problem), we need a way to force feed the processor simulation with instructions. We do this by writing a formula to simulate what data would have been read from external memory:

F1 = [0000]15([8101]10[2111]10[B0FC]10[FFFF]30[1111]10[2222]10)1000

```
This causes the processor to see this instruction sequence:
0000 8101 2111 B0FC ---- --- 1111 2222 8101 2111 B0FC ---- --- ...
which is exactly what a real CPU would fetch if running the above program out of real RAM.
```

- 8. Let's look back to the schematic and consider some highlights.
 - 8.1. The first few rows of waveforms are the external RAM interface, including control lines, address lines, and data lines. See how RAMNWE pulses low twice during every word write to the byte memory. See how the least significant bit of the external RAM address, XA_0, is the inverse of CLK during read cycles.

- 8.2. See how the next few lines (RDY, AN[15:0], READN) present the *next* memory access request, and how the external RAM address XA follows AN by one cycle.
- 8.3. See the new instruction (XDIN[15:0]) move into the decode stage instruction register (OP[3:0]...) and from there to the execute stage instruction register (EXOP[3:0]...).
- 8.4. See how a taken branch (time 250 ns) causes the next two instructions to be annulled.
- 8.5. The simple program generates the natural numbers. See how we increment a register by one and write it back into the register file (time 320 ns).

12 Building XSOC

Here is how to compile the XSOC project to an FPGA configuration bitstream xsoc.bit, using the Xilinx Student Edition 1.5 or Foundation 1.5 tools.

12.1 Verilog version

- 1. Simulate your changes first. It is possible, although rare, for an erroneous design to damage an FPGA.
- 2. Choose the appropriate external constraints file to use:

| XS40 Board Type | UCF file |
|------------------------|-------------------|
| XS40-005XL v1.2, v1.3 | xsocv-05xl-13.ucf |
| XS40-005XL v1.4, v1.4+ | xsocv-05xl-14.ucf |
| XS40-010XL v1.2, v1.3 | xsocv-10xl-13.ucf |
| XS40-010XL v1.4, v1.4+ | xsocv-10xl-14.ucf |

(How do these files differ? The -10x1 versions have looser timing constraints compared to -05x1; and the -13 versions tie XA<15> and XA16 to unused pads, whereas the -14 versions tie XA<15>=P28 and XA16=P16 (present on v1.4+ and apparently benign on v1.4).)

Copy that file onto your current xsoc.ucf: C: \> cd \xsoc\xsocv C: \xsoc\xsocv> copy xsocv-??xl-??.ucf xsocv.ucf

Caution: <u>never</u> build an xsocv.bit using xsocv-*-14.ucf and then load it into a <u>pre-v1.4</u> XS40 board. The xsocv-*-14.ucf constrains XA16 to P16 (XCBUS16). On pre-v1.4 boards, XCBUS16 is also driven by inverter U3C (see schematic on p.17 of XESS' XS40-manual-v1_3.pdf). The potential output contention could damage your XS40 board (or worse)!

- 3. Launch Xilinx Foundation Project Manager and open the xsocv.pdf project in \xsoc.
- 4. Click the Flow tab and click SYNTHESIS.
 - 4.1. You may see this dialog.



Click yes, of course.

4.2. You will see this dialog.

| Synthesis/Im | plementation | | | | | |
|---------------------------------------------------------------------------------------------|-------------------------------------------------|-------------------|--|--|--|--|
| Top Level | xsoc | ▼ Bun | | | | |
| Version Name | 05xl14 | Cancel | | | | |
| Target Device | | Help | | | | |
| Family XC4 Device 4005 | 100XL VLPC84 Speed grade | xi-3 🔽 | | | | |
| - Synthesis Settir Target Clock F | igs requency 33 MHz | | | | | |
| Optimize for: C Speed C Area | Effort: Vinsert I/O High Preserve I C Low | pads nierarchy | | | | |
| Edit Synthesis/Implementation Constraints View Estimated Performance after Optimization | | | | | | |
| Physical Impler Revision Name | ientation Settings | Iptions | | | | |

- 4.3. Ensure Top Level specifies xsoc.
- 4.4. Enter a suitable version name.
- 4.5. Choose the appropriate Target Device Family (XC4000XL) and Device (XC4005XLPC84 or XC4010XLPC84) and Speed grade (xl-3).
- 4.6. In Synthesis Settings, set target frequency to 33 MHz. Click Optimize for Area; Effort High. Check Insert I/O pads and uncheck Preserve hierarchy.
- 4.7. Click Run. The *Create Version* process runs for a few moments. Disregard any FE-CHECK-1 and FE-CLEAN-1 warnings concerning whether any "ctrl<*> has no net attached".
- 5. Click IMPLEMENTATION to build the project. You will see this dialog:

| Synthesis/Implementation | |
|----------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| Top Level xsoc | Run |
| Version Name 05xl14 | Cancel |
| Target Device Family KC40004 | Help |
| Synthesis Settings Target Clock Frequency 33 MHz | |
| Optimize for: Effort: Insert I/O pads O Speed O High □ Preserve hierarchy O Area O Low | |
| Edit Synthesis/Implementation Constraints View Estimated Performance after Optimization | |
| Physical Implementation Settings Revision Name revi | |

5.1. Click Options. This opens the Options dialog.

| ions | | | |
|-----------------------|-------------------------|------|-----------------------|
| User File | | | |
| User Constraints: | d:\xsoc\xsocv\xsocv.ucf | | Browse |
| | | | |
| Program Option Templ | ates | | |
| Implementation | Default | • | <u>E</u> dit Template |
| Circulation | Equindation EDIE | - | Edit Template |
| Simulation | I foundation Ebin | | |
| <u>C</u> onfiguration | Default | - | Edi <u>t</u> Template |
| | | | |
| Dptional Targets | | | |
| Produce Timing § | imulation Data | | |
| Produce Configur | ation Data | | |
| | | | |
| | OK | Canc | el <u>H</u> elp |
| | | | |

- 5.1.1. User contraints should read "\xsoc\xsocv\xsocv.ucf".
- 5.1.2. Click Program Options Templates>>Implementation>>Edit Template. This opens the XC4000 Implementation Options: Default dialog.

| XC4000 Implementation Options: Default | > |
|-----------------------------------------------------------------|---|
| Optimize and Map Place and Route Timing Reports Interface | |
| Logic Optimization Options | |
| ✓ Irim Unconnected Logic | |
| Eeplicate Logic to Allow Logic Level Reduction | |
| Generate 5-Input Eurocions | |
| Map Options | |
| CLB Packing Strategy: Fit Device | |
| Pack CLB Registers for: Structure | |
| Pack 1/0 Registers/Latches into IOBs for: Off | |
| Use Generic Clock Buffers (BUFGs) in place of BUFGPs and BUFGSs | |
| | |
| | |
| OK Cancel Default | |

5.1.2.1. Click the Place and Route tab.

| XC4000 Implementation Options: Default | × |
|-----------------------------------------------------------|-------------------|
| Optimize and Map Place and Route Timing Reports Interface | |
| Place & Route Effort Level | |
| Eastest Runtime | |
| Router Options | |
| Run Auto 🔭 Routing Basses | |
| Run 0 Delay-Based Cleanup Passes | |
| ✓ Use Liming Constraints During Place and Route | |
| | |
| | |
| OK Cance | I <u>D</u> efault |

- 5.1.2.2. Set Place and Route Effort Level to 5 (Best Results) and ensure "Use Timing Constraints... is checked.
- 5.1.2.3. Click OK.
- 5.1.3. Click OK.
- 5.2. Click Run.
- 6. The Flow Engine will run to implement your design, producing an xsocv.bit FPGA configuration file. There will be a number of warnings about such issues as nets with no loads or no drivers, and clock nets with non-clock connections.
- 7. A few minutes later, your P&R should complete successfully, meeting timing constraints. The Flow Engine window will automatically close and your Project Manager Console window will report Flow Engine Completed Successfully.
- 8. Spend a few minutes and review your report files, perhaps inspect the design output using Tools>>Implementation>>EPIC Design Editor or Tools>>Implementation>>Floorplanner, and review the static timing analysis with Tools>>Simulation/Verification>>Interactive Timing Analyzer.

12.2 Schematics version

1. Simulate your changes first. It is possible, although rare, for an erroneous design to damage an FPGA.

2. Choose the appropriate external constraints file to use:

| XS40 Board Type | UCF file |
|------------------------|------------------|
| XS40-005XL v1.2, v1.3 | xsoc-05xl-13.ucf |
| XS40-005XL v1.4, v1.4+ | xsoc-05xl-14.ucf |
| XS40-010XL v1.2, v1.3 | xsoc-10xl-13.ucf |
| XS40-010XL v1.4, v1.4+ | xsoc-10xl-14.ucf |

(How do these files differ? The -10x1 versions have looser timing constraints compared to -05x1; and the -13 versions tie XA<15> and XA16 to unused pads whereas the -14 versions tie XA<15>=P28 and XA16=P16 (present on v1.4+ and apparently benign on v1.4).)

Copy that file onto your current xsoc.ucf:

C: <> cd \xsoc\xsoc

C:\xsoc\xsoc> copy xsoc-??xl-??.ucf xsoc.ucf

Caution: <u>never</u> build an xsoc.bit using xsoc-*-14.ucf and then load it into a <u>pre-v1.4</u> XS40 board. The xsoc-*-14.ucf constrains XA16 to P16 (XCBUS16). On pre-v1.4 boards, XCBUS16 is also driven by inverter U3C (see schematic on p.17 of XESS' XS40-manual-v1_3.pdf). The potential output contention could damage your XS40 board (or worse)!

- 3. Launch Xilinx Foundation Project Manager and open the xsoc.pdf project in \xsoc.
- 4. Use File>>Project Type to set the project type appropriate to Xilinx FPGA in your XS prototyping card.
 - 4.1. If it's an XS40-005XL, select XC4000XL and 4005XLPC84 and 3.
 - 4.2. If it's an XS40-010XL, select XC4000XL and 4010XLPC84 and 3.
 - 4.3. The design as shipped assumes a v1.2 board with a 12 MHz clock. If your XS40 board is version v1.3, v1.4 or v1.4+ board, you'll need to modify the design to change from the VGA macro to the VGA_12_5_MHZ macro; see chapter 13, Changing the Clock Frequency, thereby editing XSOC to swap the VGA_12_5_MHZ for the VGA.
- 5. Click the Flow tab and click **IMPLEMENTATION** to build the project. You may see this dialog:



5.1. If so, click Yes. Soon the Implement Design dialog appears:

| Implement Design | | × |
|-----------------------------|----------------------|----|
| Device 4010KLPC84 | ▼ _{Speed} 3 | • |
| 🗖 Overwrite current version | | |
| New version name: | Dxl-1.2 | |
| New revision name: | w1 | |
| Deptions | | |
| <u>R</u> un <u>C</u> . | ancel <u>H</u> e | lp |

- 5.2. Enter a suitable version name.
- 5.3. Click Options. This opens the Options dialog.

5.3.1. User contraints should read "\xsoc\xsoc\xsoc.ucf".

5.3.2. Click Program Options Template>>Implementation>>Edit Template. This opens the XC4000 Implementation Options: Default dialog.

| 1 | |
|-----------------------------------------------------------------|--|
| Optimize and Map Place and Route Timing Reports Interface | |
| Logic Optimization Options | |
| Trim Unconnected Logic | |
| Eplicate Logic to Allow Logic Level Reduction | |
| Generate 5-Input Eunctions | |
| | |
| Map Options | |
| CLB Packing Strategy: Fit Device | |
| Pack CLB Registers for: Structure | |
| Pack I/O Registers/Latches into IOBs for: Off | |
| Use Generic Clock Buffers (BUFGs) in place of BUFGPs and BUFGSs | |
| | |
| | |
| | |

5.3.2.1. Click the Place and Route tab.

| C4000 Implemen | tation Options: Default | × |
|------------------------|------------------------------------------|---------|
| Optimize and Map | Place and Route Timing Reports Interface | |
| Place & Route | Effort Level | |
| Eastest . | Best Results | |
| - Router Options | | |
| Run Auto | Routing Passes | |
| Run 0 | Delay-Based Cleanup Passes | |
| ☑ Use <u>T</u> iming C | onstraints During Place and Route | |
| | | |
| | | |
| | OK Cancel | Default |

- 5.3.2.2. Set Place and Route Effort Level to 5 (Best Results) and ensure "Use Timing Constraints... is checked.
- 5.3.2.3. Click OK.
- 5.3.3. Click OK.
- 5.4. Click Run.
- 6. The Flow Engine will run and build your .bit file. There will be a number of warnings about such issues as nets with no loads or no drivers, and clock nets with non-clock connections.
- 7. A few minutes later, your P&R should complete successfully, meeting timing constraints. The Flow Engine window will automatically close and your Project Manager Console window will report Flow Engine Completed Successfully.
- 8. Spend a few minutes and review your report files, perhaps inspect the design output using Tools>>Implementation>>EPIC Design Editor or Tools>>Implementation>>Floorplanner, and review the static timing analysis with Tools>>Simulation/Verification>>Interactive Timing Analyzer.

13 Changing the Clock Frequency

XSOC ships with a bilevel VGA controller configured to generate VGA compatible horizontal and vertical syncs given the XS40 v1.2's 12 MHz clock frequency. VGA shifts pixels on each clock edge, giving a pixel frequency of 24 MHz.

The newer v1.3 and v1.4 boards do not have a fixed 12 MHz oscillator, rather each has a programmable oscillator that can generate frequencies of 100 MHz divided by some integer, e.g. 100 MHz, 50 MHz, 33.3 MHz, 25 MHz, 20 MHz, 16.7 MHz, 14.3 MHz, 12.5 MHz, 11.1 MHz, etc. The oscillator cannot generate a frequency of 12 MHz, however.

Therefore the v1.2 XSOC design, as it stands, will not generate VGA compatible sync frequencies in an XS40 v1.3. Let's see what we have to do to modify XSOC for v1.3 and later boards to once again generate VGA compatible syncs.

The closest clock frequency is 12.5 MHz (100 MHz \div 8). We take our original 12 MHz VGA timing spreadsheet, vga.xls, and modify it to reflect a 12.5 MHz clock frequency:

| 12 MHZ TIMINGS | | | | 12.5 MHZ | TIMINGS | | |
|----------------|-----------|--------|-------|------------|-----------|--------|-------|
| freq | 1.200E+07 | | | freq | 1.250E+07 | | |
| cycle | 8.333E-08 | | | cycle | 8.000E-08 | | |
| | times | cycles | trunc | | times | cycles | trunc |
| hvisible | 2.517E-05 | 302.04 | 302 | hvisible | 2.517E-05 | 314.63 | 314 |
| hsyncon | 2.611E-05 | 313.32 | 313 | hsyncon | 2.611E-05 | 326.38 | 326 |
| hsyncoff | 2.988E-05 | 358.56 | 358 | hsyncoff | 2.988E-05 | 373.50 | 373 |
| hreset | 3.177E-05 | 381.24 | 381 | hreset | 3.177E-05 | 397.13 | 397 |
| hsynctime | 3.750E-06 | | | hsynctime | 3.760E-06 | | |
| | | | | | | | |
| linecycle | 3.175E-05 | | | linecycle | 3.176E-05 | | |
| | times | lines | trunc | | times | lines | trunc |
| vvisible | 1.525E-02 | 480.31 | 480 | vvisible | 1.525E-02 | 480.31 | 480 |
| vsyncon | 1.570E-02 | 494.49 | 494 | vsyncon | 1.570E-02 | 494.49 | 494 |
| vsyncoff | 1.576E-02 | 496.50 | 496 | vsyncoff | 1.576E-02 | 496.50 | 496 |
| vreset | 1.678E-02 | 528.63 | 528 | vreset | 1.678E-02 | 528.63 | 528 |
| vsynctime | 6.350E-05 | | | vsynctime | 6.352E-05 | | |
| | | | | | | | |
| pix/clock | 2 | | | pix/clock | 2 | | |
| hpixels | 576 | | | hpixels | 576 | | |
| hvisible | 288 | | | hvisible | 288 | | |
| hbytes | 72 | | | hbytes | 72 | | |
| vvisible | 455 | | | vvisible | 455 | | |
| | | | | | | | |
| hpadpixels | 5 | | | hpadpixels | 11 | | |
| hsyncon' | 308 | | | hsyncon' | 315 | | |
| hsyncoff | 353 | | | hsyncoff' | 362 | | |
| vpadlines | 12 | | | vpadlines | 12 | | |
| vsyncon' | 482 | | | vsyncon' | 482 | | |
| vsyncoff' | 484 | | | vsyncoff' | 484 | | |

While the horizontal blanking and sync counts (397, 288, 315, 362) have changed for the faster clock frequency, observe the vertical blanking and sync counts (528, 455, 482, 484) are identical. This is as it should be, for though the controller is shifting pixels faster, the horizontal line rate remains at approximately 31.75 kHz.

We must now modify our VGA controller to reflect the new horizontal counts. This is not so easy, because the horizontal and vertical counters are not binary counters, but rather LFSR (linear feedback shift register) counters. We must use the lfsr design program to determine the LFSR count bit patterns we need.

In the following table, the 12 MHz bit pattern column was output by running

```
C:\> \xsoc\src\lfsr 10 381 288 308 353
C:\> \xsoc\src\lfsr 10 528 455 486 488
```

and the 12.5 MHz column by running

C:\> \xsoc\src\lfsr 10 397 288 315 362 C:\> \xsoc\src\lfsr 10 528 455 486 488

| Quantity | Count | Bit pattern | Count | Bit pattern |
|-------------------------------|----------|-------------|------------|-------------|
| | (12 MHz) | (12 MHz) | (12.5 MHz) | (12.5 MHz) |
| reset horiz. counter (cycles) | 381 | 0x23D | 397 | 0x31D |
| horizontal. blanking (cycles) | 288 | 0x09D | 288 | 0x1C4 |
| horiz. sync on (cycles) | 308 | 0x01A | 315 | 0x122 |
| horiz. sync off (cycles) | 353 | 0x10C | 362 | 0x3B6 |
| reset vert. counter (lines) | 528 | 0x27D | 528 | 0x27D |
| vertical blanking (lines) | 455 | 0x01D | 455 | 0x01D |
| vertical sync on (lines) | 486 | 0x3F5 | 486 | 0x3F5 |
| vertical sync off (lines) | 488 | 0x3D7 | 488 | 0x3D7 |

Note in particular, the bit pattern for the count==288 in a 381-cycle 10-bit LFSR is not the same as the bit pattern for the count==288 in a 397-cycle 10-bit LFSR.

Now we must modify the design to reflect the new (boldface) horizontal counter bit patterns.

13.1 Verilog version

As we move ahead, support for the XS40 board v1.2 is being phased out (unless we hear otherwise from the XSOC user community). Therefore the Verilog version, in particular, the file xsocvvga.v, is written assuming you are using a v1.3 or v1.4/+ board with a 12.5 MHz oscillator frequency.

13.2 Schematics version

Here's what we did to create and use a new VGA_12_5_MHZ macro.

(Note that all of this has actually been done on your behalf. The new VGA_{12}_5 MHZ macro has already been added to the xsoc library, and the xsoc.sch top level schematic is now shipped with the VGA_{12}_5 MHZ macro in place of the old (12 MHz) VGA macro. If you are still using a XS40 v1.2 board with the fixed 12 MHz oscillator, you should change back to the VGA macro by applying steps 1, 8-10, and 13-14, to replace VGA 12 5 MHZ with VGA.)

- 1. Start the Project Manager on the XSOC Project.
- 2. Open the Project Libraries dialog (File>>Project Libraries...).
- 3. Open the Library Manager.
- 4. In the Libraries tab, select the xsoc library. Press ENTER to open the Objects tab.
- 5. Select the VGA object and copy it (Object>>Copy...). Enter a new destination name (e.g. VGA_12_5_MHZ) and select the same library (xsoc) to receive the new copy.
- 6. Exit the Library Manager (File>>Exit).
- 7. Close the Project Libraries dialog.
- 8. Back in the Project Manager, open the xsoc.sch schematic.
- Scroll/pan to the VGA component. Select it. Replace it (Options>>Replace Symbol...) with your new macro VGA_12_5_MHZ.
- When the Schematic Editor replaces VGA with VGA_12_5_MHZ, it unfortunately loses the RLOC_ORIGIN=R7C1 attribute on the object. Restore it. Double-click the object to access its Symbol Properties. In the Parameters box, enter Name RLOC_ORIGIN and description R7C1 and click Add and OK.
- 11. Enter Hierarchy mode (Hierarchy>>Hierarchy Push). Your cursor changes to an H-arrow. Doubleclick on the VGA component.
- 12. Scroll/pan/zoom to the H0, HBLANK, HSYNCON, HSYNCOFF area and make these changes.

12.1. Change the comment "381=23D=10_0011_1101" to "397=31D=11_0001_1101".

- 12.2. Edit Bus the H0.B[9:0] label from "V,G,G,G,V,V,V,V,G,V" to "V,V,G,G,G,V,V,V,G,V".
- 12.3. Change the comment "288=09D=00 1001 1101" to "288=1C4=01 1100 0100".
- 12.4. Edit Bus the HBLANK.B[9:0] label from "G,G,V,G,G,V,V,V,G,V" to "G,V,V,V,G,G,G,V,G,G".
- 12.5. Change the comment "308=01A=00 0001 1010" to "315=122=01 0010 0010".
- 12.6. Edit Bus the HSYNCON.B[9:0] label from "G,G,G,G,G,V,V,G,V,G" to "G,V,G,G,V,G,G,G,V,G".
- 12.7. Change the comment "353=10C=01_0000_1100" to "362=3B6=11_1011_0110".
- 12.8. Edit Bus the HSYNCOFF.B[9:0] label from "G,V,G,G,G,G,V,V,G,G" to "V,V,V,G,V,V,G,V,V,G".
- 13. Save your changes and exit.
- 14. Rebuild xsoc.

14 Project Administrivia

This section provides some general background information on the XSOC project.

14.1 Issue tracking

The XSOC Project comes with a rudimentary issues tracking system and current issues database. The directory \xsoc\issues includes these files:

- issues-howto: explains how to format and submit an issue report.
- issues: a snapshot of known XSOC issues
- issues-list: a summary of the open, assigned, resolved, and closed known issues
- issues.awk: an awk script that produces issues-list
- *n*.c: the source code to reproduce issue #*n*

The current (beta 0.93) issues list includes:

```
open issues (12):
  2 not-impl lcc-xr16 long integers are not implemented
  3 not-impl xr16asm far branch displacements are not implemented
 4 not-impl libxr16 most kinds of mul div and mod are not implemented
  5 not-impl libxr16 variable bit-count shifts are not implemented
  6 defect xsoc
                       VGA only displays 560 pixels/line, not 576
             libxr16 xr16 needs a C runtime library
  7 wish
 8 not-impl lcc-xr16 lcc-xr16 needs a test suite
 9 not-impl xr16asm xr16 assembler/simulator needs a test suite
 11 defectxsoctimespecs do not include async RAM delay offsets14 wishxsocXSOC/xr16 refloorplanned for XC4010XL16 defectdocxspecs.pdf: b<cond> a, -32768 broken
 17 defect xr16iss b<cond> a,-32768 broken
assigned issues (1):
10 not-impl xr16cpu xr16 cpu needs a test suite
resolved issues (1):
 20 defect xsoc
                      problems building under Foundation 2.1i.
closed issues (6):
 1 note doc
                     how to use the issues tracking system
             misc issues tracking should include version number info xsoc XSOC did not run on a v1.4+ board
 12 wish
 13 defect
 15 defect lcc-xr16 some unsigned hex consts promoted to long
 18 defect xr16asm cmpi reg,-32768 broken
 19 defect xr16asm cmpi reg,0 broken
```

See the issues file for more information.

The up-to-date version of these files is at www.fpgacpu.org/xsoc/issues. Please review issues or issues-list before reporting a new issue.

14.2 Setting proper expectations

Before diving into the XSOC project head-first, please moderate your expectations. For example:

- A processor and system-on-a-chip is not a trivial thing. Neither is compiler development. If you are not already an accomplished FPGA designer / compiler developer, you are encouraged to take appropriate courses and/or work through the textbooks. For this project, I recommend that you study Fraser and Hanson, A Retargetable C Compiler, Design and Implementation. Van den Bout, The Practical Xilinx Designer Lab Book. Hennessy and Patterson, Computer Organization: The Hardware/Software Interface.
- This is unsupported experimental hardware and software. There are and will always be bugs, some trivial, some not, some deterministic, some not, some easily fixed, some highly frustrating. The tools (XSOC project tools and Xilinx tools) can be finicky and frustrating. Also, a great many features you may have come to expect in a modern computing platform are not implemented.
- Unsupported? That's right. The company makes no representations that any issues, bugs, defects, incomplete features, etc. will ever be addressed. It's an "as is" kit, "what you get is what you get" and there is no commitment that a new release will ever come.

(This is not the license agreement. See the XSOC License Agreement in the file LICENSE.)

- If there are project updates, they will be posted to www.fpgacpu.org/xsoc and announced on fpga-cpu@egroups.com.
- We are disinclined to answer homework questions, RTFM questions, problems better addressed to Xilinx Tech Support, etc. We ignore anonymous email if it is not transparently obvious from your email return address, be sure to state your name and affiliation in your message body. And we're often incommunicado for a week at a time, and even then we're probably too busy to help you much anyway. So to whom can you turn?

14.3 Help!

You are encouraged to subscribe to fpga-cpu@egroups.com, the FPGA CPU and XSOC project mailing list, by sending an email message to fpga-cpu-*subscribe*@egroups.com. You will receive a message from the egroups.com Manager asking you to confirm your subscription request.

The charter of fpga-cpu@egroups.com states: "This list is for discussion of the design and implementation of field-programmable gate array based processors and integrated systems. It is also for discussion and community support of the XSOC Project."

This list is archived at http://www.egroups.com/group/fpga-cpu.

Mail fpga-cpu-unsubscribe@egroups.com to unsubscribe.

If you wish to report a bug, problem, or feature request, or other issue, please read the issues-howto before you send your report.

14.4 How you can help

You can help improve this project by:

- Subscribing to the mailing list, contributing to it, and helping to improve the signal/noise ratio and the quality and relevance of the list by keeping your questions, answers, and discussions on-topic, polite, civil, and friendly.
- By reading issues submissions, and by volunteering to take ownership of an issue, investigate it, and/or fix it.
- By trying to work through this Getting Started guide, and then filling out the survey form \xsoc\survey and returning it to xsoc-survey@fpgacpu.org. As survey says, aggregated answers and select written answers may occasionally be posted to fpga-cpu@egroups.com.

14.5 Summary of email addresses and contact information

Email addresses:

- fpga-cpu@egroups.com: group list for discussions of FPGA processors, integrated systems, and the XSOC project, for XSOC support questions, and for XSOC release announcements. Also (for the time being) the place to send issues reports.
- xsoc-survey@fpgacpu.org: for returning completed surveys (thank you).
- xsoc@fpgacpu.org: to contact Gray Research LLC for other matters pertaining to XSOC. No support questions, please.
- jan@fpgacpu.org: to contact Jan Gray. No support questions, please.

Company contact information:

Jan Gray President Gray Research LLC P.O. Box 6156 Bellevue, WA, 98008-1156

15 Acknowledgements

The editor is grateful for the many helpful contributions of Mike Butts, Tom Cantrell, Steve Ciarcia, Ingo Cyliax, Robert Ferguson, Philip Freidin, Ole Moller, Michael Rutenberg, Graham Seaman, Dave Vanden Bout, and Brian von Herzen, and for the great work of the fine folks at Circuit Cellar, XESS, and Xilinx, and of the lcc authors, Chris Fraser and David Hanson.

16 Revision History

| Version | Date | Description |
|---------|----------|---------------------------------------------------------------|
| 0.6 | 03/08/00 | More or less complete. |
| 0.91 | 03/13/00 | Fix a few Windows 95/98-isms. |
| 0.92 | 03/20/00 | Fix problems reported by MB, PF, and DC, including issue #13. |
| 0.93 | 04/06/00 | Add Verilog version and related testing and build topics. |